

Course Description

Use the ISE® software tools to implement a design and gain a firm understanding of the Xilinx FPGA architecture. Learn the best design practices from the pros and understand the subtleties of the Xilinx design flow.

This course covers ISE software 11.1 features, such as the Architecture Wizard, PlanAhead™ software, PinAhead, and the Constraints Editor. Other topics include FPGA architecture, good design practices, understanding report contents, and global timing constraints.

For more emphasis on improving the overall design performance, take the follow-up course *Designing for Performance*, which builds on the basic principles covered in this course.

Level – FPGA 2

Course Duration – 1 day

Price –

Course Part Number – FPGA23000-11-ILT

Who Should Attend? – Digital designers who have a working knowledge of HDL (VHDL or Verilog) and who are new to Xilinx FPGAs

Recommended RELs

- Architecture Wizard and PinAhead REL*

Prerequisites

- Working HDL knowledge (VHDL or Verilog)
- Digital design experience

Other Optional RELs

- Basic HDL Coding Techniques REL* (parts 1 and 2)
- Spartan-3 FPGA HDL Coding Techniques REL* (parts 1 and 2)
- Virtex-5 FPGA HDL Coding Techniques REL* (parts 1 and 2)

Software Tools

- Xilinx ISE Design Suite: System Edition 11.1

* Go to www.xilinx.com/education and click the Recorded e-Learning link to view these RELs.

After completing this comprehensive training, you will have the necessary skills to:

- Take advantage of the primary features of the Virtex®-5 FPGA
- Use the Xilinx Project Navigator to implement and simulate an FPGA design
- Read reports and determine whether your design goals were met
- Use the Architecture Wizard to create DCM instantiations
- Use the PlanAhead tool and PinAhead to make good pin assignments
- Use the Xilinx Constraints Editor to enter global timing constraints

Course Outline

- Course Agenda
- Basic FPGA Architecture
- Xilinx Tool Flow
- Lab 1:** Xilinx Tool Flow
- Reading Reports
- Lab 2:** Architecture Wizard
- Lab 3:** Pre-Assigning I/O Pins Using PinAhead
- Global Timing Constraints
- Lab 4:** Global Timing Constraints
- Synchronous Design Techniques
- Course Summary

Lab Descriptions

- Lab 1:** Xilinx Tool Flow – Create a new project in the ISE Project Navigator and use the ISE Simulator to perform a behavioral simulation. Implement the design using default software options and download to a Spartan®-3E FPGA 1600 demo board.
- Lab 2:** Architecture Wizard and PlanAhead Tool – Use the Architecture Wizard to customize a DCM and incorporate your clocking resources into your design. Use the PlanAhead tool to assign pin locations and implement the design using the Project Navigator in the ISE software.
- Lab 3:** Pre-Assigning I/O Pins Using PinAhead – This lab introduces the basics of making good I/O pin assignments with PinAhead. Perform Weighted Average Simultaneously Switching Output (WASSO) analysis to avoid ground bounce and use the Design Rule Checker to follow the I/O banking rules.
- Lab 4:** Global Timing Constraints – Enter global timing constraints with the Xilinx Constraints Editor. Review the Post-Map Static Timing Report to verify that the timing constraints are realistic. Use the Post-Place & Route Static Timing Report to determine the delay of the longest constrained path for each timing constraint.

Register Today

Xilinx's network of Authorized Training Providers (ATP) delivers public and private courses in locations throughout the world. Please contact your closest ATP for more information, to view schedules, or to register online.

Asia Pacific, contact our training providers at www.xilinx.com/support/training/atp.htm#AP, send your inquiries to education_ap@xilinx.com, or call +852-2424-5200.

Malaysia

Xilinx Education Services
Symmid Corporation Sdn. Bhd.
Unit B-G-11, Jalan SS6/20,
Dataran Glomac, Kelana Jaya, 47301 Petaling Jaya,
Selangor Darul Ehsan.
Tel : +603 7880 6040 ext Hairol-203 / Lily-106
Fax : +603 7880 6141
E-mail : register@symmid.com
Web : <http://www.symmid.com>